We report an electron-beam based method for the nanoscale patterning of the poly(ethylene oxide)/LiClO 4 polymer electrolyte. We use the patterned polymer electrolyte as a high capacitance gate dielectric in single nanowire transistors and obtain subthreshold swings comparable to conventional metal/oxide wrap-gated nanowire transistors. Patterning eliminates gate/contact overlap which reduces parasitic effects and enables multiple, independently controllable gates. The method's simplicity broadens the scope for using polymer electrolyte gating in studies of nanowires and other nanoscale devices.
tacting of multiple devices on the same chip. The micron-scale resolution of established polymer electrolyte deposition methods, e.g., ink-jet printing, 22, 23 injection into microfluidic channels 10 and photolithography, 24 presently limits the use of polymer electrolytes in nanowire transistors, where 200 nm -3 µm channel lengths are typical. Here we report the development of a process for electron-beam patterning of the PEO/LiClO 4 polymer electrolyte, and demonstrate the versatility it provides by making nanoscale-patterned single and double electrolyte-gated nanowire transistors.
This nanoscale patterning capability enables us to produce multiple independent devices, each with multiple independently controllable electrolyte gates, on a single chip.
Electron Beam Lithography (EBL) is a widely used tool for nanoscale patterning; it relies on using electron-induced chain scission/crosslinking to locally alter the solubility of a polymeric 'resist' layer in a 'developer' solution. PEO can be crosslinked by exposure to energetic electrons, which makes these regions comparatively insoluble in developers such as tetrahydrofuran, methanol and H 2 O; as such PEO is a negative-tone EBL resist, though not widely used practically.
Krsko et al. first demonstrated EBL of PEO, 25 with feature sizes down to ∼ 200 nm achieved soon thereafter. 26 These works used PEO with molecular weights (MW) of 6.8 and 200 k without any added salts, and 10 keV electrons at doses 1 − 200 C/m 2 . In implementing EBL-patterning of a polymer electrolyte there are some new concerns that arise, e.g., whether the added salt either captures incident electrons or adversely affects electron-induced crosslinking, and whether the cross-linked PEO remaining after development has sufficient ionic mobility to produce a functional device. While EBL patterning of salt-doped PEO for nanoscale functional polymer electrolyte gates has not been previously demonstrated, prior research suggests its viability, e.g., electronbeam crosslinking has been used to enhance ionic conductivity in solid polymer electrolytes for battery applications. 27, 28 Polymer electrolytes were formed by mixing PEO (Aldrich, MW 100 k) and LiClO 4 · 3 H 2 O (Aldrich) in polymer:salt ratios of 10 : 1, 8 : 1 and 2.4 : 1 by sonication in 10 mL of methanol.
The resulting mixture was left standing at room temperature overnight to precipitate out large particulates, with the supernatant used for deposition. The solution was spun onto the sample at 4000 rpm for 60 s and the sample was then baked on a hot-plate at 90 • C for 30 mins. The resulting film was EBL patterned using either an FEI Sirion for preliminary experiments (Fig. 1), or a Raith 150-Two for nanowire device fabrication (Figs 2-4) . Patterning was performed using a 5 kV accelerating voltage and beam currents of 20 − 25 pA under high vacuum. The patterned films were developed in deionized water at room temperature for ∼ 30 s and dried with N 2 gas.
The optical micrograph in Fig. 1(a) shows 10 : 1 PEO/LiClO 4 patterned at an electron dose d = 4 C/m 2 into lines with different defined line widths, aimed at establishing the patternability of PEO/LiClO 4 films using EBL, and an initial assessment of resolution limit. Pattern broadening is common for negative tone EBL resists and is caused by the proximity effect -the same physics produces the undercut profile for positive tone EBL resists such as polymethylmethacry-late (PMMA). 29, 30 This means that the final pattern dimensions can be significantly greater than the region scanned by the electron beam. Thus, two line widths are important: the 'defined' line width, w d , as written by the electron beam, and the measured line width after development, w m , which we take as the full width at half maximum determined by atomic force microscopy. The proximity effect can also result in w m depending strongly on dose: This is suggested in Fig. 1(a Fig. 1(c) ) and 2.4 : 1 ( Fig. 1(d) ). Focussing first on dose, in Fig. 1 (c) w m decreases continuously from 1.2 µm to 820 nm as d is reduced from 4 C/m 2 to 0.5 C/m 2 . This is expected for proximity effect controlled line-width. Looking more closely at the base-broadening, the width at the substrate can be up to 2 × w m , but the profiles in Fig. 1(c) show that most of the broadening occurs for heights < 50 nm above the substrate surface. This suggests the broadening arises due to surface effects, and as such, the base width may be controllable with surface treatments; we will address this in future work. The reduction of w m with lower d would imply that minimizing d is most optimum but there are two additional factors that weigh against this: line height and surface adhesion. First and foremost, the line height h in Fig. 1 (dashed line). In all experiments, the electrode that did not have V g applied was kept at groundhowever there was no major difference to the transfer characteristics if this electrode was floated (see Supplementary Figure S2 (a)). There is hysteresis in the gate characteristics, as we show in Gate hysteresis is a common issue for transistors incorporating polymer electrolyte gate dielectrics. It normally arises due to the finite ionic mobility of the polymer electrolyte, since ions need to drift through the polymer to re-establish electrostatic equilibrium at the EDLs when the voltage on the gate electrode is altered. This hysteresis will depend on properties of the polymer electrolyte, but also on the distance between the gate electrode and transistor channel. On its own, the delay imposed by ion migration means that I sd for sweeps from positive (negative)
to negative (positive) gate voltages will be higher (lower) than otherwise expected, producing a counter-clockwise hysteresis loop. One additional contribution may be charge trapping by nanowire surface states, 18,32 which would depend on the exact nature of the InAs/PEO interface. Second, aside from the 'virgin' behavior in the initial positive ramp of G1, the hysteresis traces for G1 and G2 are identical, despite the factor of 4 difference between S G1 and S G2 . While the gate response is not identical for all devices, there is no clear relation between the magnitude of the hysteresis and S G2 . This also points to contributions other than ionic mobility to the hysteresis, and suggests that these other contributions are dominant. Indeed, much smaller hysteresis loops are typically seen in organic transistor and carbon nanotube devices with PEO/LiClO 4 gate dielectrics. 10, 33 We characterise the hysteresis further in the Supplementary Information, but most notably, the hysteresis can be reduced significantly by sweeping over a smaller gate range and/or at a lower rate. Determining the relative contributions of ionic mobility, surface states and other possible contributions to the gate hysteresis is beyond the scope of this work, but would be an interesting subject for future studies.
We now consider the effect of increased salt content on the device structure in Fig. 2(a/b) . The first place where this presents an effect is in device fabrication. Unlike the test structures in Fig. 1 Comparing the performance of our PE gated devices to other nanowire transistors, our typical subthreshold swing of ∼ 300 mV/decade compares very favorably with substrate-gated nanowire transistors, where subthreshold swings of order 1 − 4 V/decade are typical. 15 The performance is also competitive with metal/oxide wrap-gated nanowire transistors, where subthreshold swings typically range from 100 to 750 mV/decade. 15, 18, [36] [37] [38] [39] This is particularly impressive as the polymer electrolyte does not completely wrap around the nanowire in our devices, unlike in Ref. 11 where a HF etch was used to 'undercut' the nanowire to provide access for the PEO/LiClO 4 film.
This undercut etch was impractical to implement here as our HfO 2 cap layer is much more resistant to HF etching than SiO 2 ; 15 this step could easily be implemented for substrates with a thermally grown SiO 2 layer alone.
A concern that could be raised is that closely positioned, biased metal electrodes can also influence nanowire conduction. 40 Since we observed evidence for some electron capture by Li + ions at the patterning stage, the question that naturally follows is: To what extent does the direct coupling of the metal electrodes to the nanowire contribute to modulation of I sd with V g ? For example, is it that Li + ions are neutralized by incident electrons during EBL such that ionic conduction is a co-contributor with electrostatic repulsion via the gate electrodes, rather than the dominant contributor to channel depletion? The black dot-dash trace in Fig. 2(c) shows the characteristics for a device like that in Fig. 2(a/b) , but without any PEO/LiClO 4 . At V g = −0.4 V the bare electrode has only reduced I sd by a factor of 2 compared to factor of > 10 2 for the PE-gated device. Pinch-off can be achieved with a bare electrode, but it requires V g ∼ −3 V with S G2 = 1 µm and a much more negative V g at greater electrode-nanowire separations. This is expected, since there is no EDL formation for bare electrode gating. The behavior of the bare electrode suggests that EDL formation is the dominant contributor to channel depletion in devices with a polymer electrolyte, despite any ionic mobility loss or neutralization that may arise from the EBL process. We confirm this via one final test with our dual PE-gated devices, which we now discuss. Figures 3(a/b) show a PE-gated device with two independent gates. Here, we have located the electrodes G1 and G2 such that their direct electrostatic coupling to the nanowire is screened by the source/drain contacts. This ensures that all depletion in this device arises from EDL formation by ion migration in the polymer electrolyte, which had polymer:salt ratio 10 : 1. Figure 3(c) shows To better assess the control, balance and temporal stability of these gates, and gauge the potential for making more complex devices, e.g., a single electron transistor, we performed a more in-depth study of the two gates in our dual PE-gate transistor device when used within an operating range with relatively low hysteresis. This involved taking the device in Fig. 3(b) through a 'program' where G1 and G2 were swept together or separately between two pre-defined voltages V A = −200 mV and V B = 0 V. The program for G1 and G2 versus time t is shown in Figs. 4(a) and (b), respectively, with the I sd response plotted in Fig. 4(c) . The full program takes 50 min, and the program is paused after each gate sweep to check stability for 30 s (black segments). The program produces an I sd that alternates between three distinct current states I high , I mid and I low , which correspond to three gate configurations:
V G2 = V A highlights the strong electrical balance between the two nominally identical patterned PE gates. Further, the consistent return to I high , I mid and I low across the program in Fig. 4 demonstrates the stability and low gate drift of this device within this operating region.
One could equally view Fig. 4 as a demonstration of two-gate logic, where we set input states
giving either AND or OR operations as output if the threshold is set above or below I mid , respectively. While logic is in principle possible in this device, the time response of the polymer electrolyte gates is insufficient to be competitive for applications. The data in Fig. 4 represents the fastest operation we can presently achieve, i.e., a few mV/s, without compromising on stability and reproducibility in I sd of the logic states. For faster sweeps, the current at each state is less stable over the 30 s period and the value of the current at each state varies throughout the program. This makes each state less distinct and limits the practical switching speed to less than 1 Hz. There is some scope for improving the switching speed in future work by passivation of surface states, or engineering of the polymer electrolyte, e.g. by optimizing PEO/LiClO 4 salt content or adding plasticisers/nanoparticles. [41] [42] [43] While switching speeds from 1 − 100 Hz have been obtained in solid polymer electrolytes such as PEO/LiClO 4 , speeds up to 10 kHz can be obtained by moving to a special class of polymer electrolytes known as 'ion gels'. 1, 23, [44] [45] [46] These consist of an ionic liquid, i.e., a room-temperature molten salt, dispersed in a gel matrix typically formed using a block copolymer. A common example is 1-ethyl-3-methylimidazolium bis(trifluoromethylsulfonyl)imide ([EMIM] [TFSI]) in poly(styrene -block -ethylene oxide -block -styrene). 23 A first step may be to attempt EBL patterning of PEO-containing ion gels; 24, 44, 46 however, it is possible these would suffer the same resolution difficulties described above. Another candidate may be PMMA-based ion gels: 23, 45 PMMA is a high resolution negative-tone resist under very high electron doses, with feature sizes as small as 150 nm reported. 47 This could potentially solve both the resolution and switching speed problems encountered here, and lead to nanoscale electrolyte gates with high resolution, ionic conductivity and switching speed. Nevertheless, the patterned PEO/LiClO 4 polymer electrolyte is an effective gate dielectric for applications where a strong field is required but fast switching speeds are not.
In conclusion, we have demonstrated electron-beam patterning of PEO/LiClO 4 electrolyte that allows gating of individual InAs nanowires with single or multiple independently controllable gates without gate/contact overlap. The electrolyte facilitates strong gate-channel coupling; the subthreshold swing of our devices is comparable to that of wrap-gated devices and tends to improve with greater channel coverage. The fabrication of these devices is simpler than for wrap-gated devices: only one extra EBL step is required compared to traditional substrate-gated nanowire transistors. Our dual PE-gated devices exhibit independent gate control and ability to perform basic logic operations.
Materials and methods.
Fabrication Nanowire devices were fabricated from 3 -6 µm long, 50 nm diameter InAs nanowires grown by MOCVD. Devices were fabricated on 0.001 − 0.005 Ω.cm As-doped (100)
Si wafer (Silicon Valley Microelectronics) with a 100 nm thermal oxide and an additional 10 nm HfO 2 layer deposited by atomic layer deposition. This wafer was prepatterned with Ti/Au interconnects and EBL alignment structures before being divided into smaller 'chips' on which nanowire transistors were made. Nanowires were deposited by dry transfer using lab wipe. Source, drain and gate electrodes were then defined by EBL using a Raith 150-two system. The EBL resist was a 5% solution of 950k MW PMMA in anisole (Microchem) deposited by spin coating at 5000 rpm followed by a 5 min hotplate bake at 180 • C, developed using a 1 : 3 mixture of methylisobutylketone in 2-propanol. The electrodes consisted of 25 nm Ni and 75 nm Au deposited by thermal evaporation, immediately after a 120 s (NH 4 ) 2 S x contact passivation step at 40 • C. 48 Lift-off was performed overnight in N-methyl-2-pyrrolidone at 80 • C. Following lift-off, a PEO/LiClO 4 film was spin-coated, baked and patterned by EBL as described in the main text to produce completed devices, which were then packaged in LCC20 ceramic chip carriers (Spectrum) and bonded using an Au ball bonder (Kulicke & Soffa 4500). Atomic Force Microscopy (AFM) studies were performed prior to packaging using a Dimension DI-3000 AFM in tapping mode using Veeco OTESPA7 probes. AFM was performed in cleanroom ambient atmosphere (temperature 20 • C and relative humidity 50 − 60%).
Electrical Characterization
All electrical characterization presented here was performed at room temperature and atmosphere. The source-drain current was measured using a Stanford Research Systems SRS830 lockin amplifier with an a.c. excitation V sd = 1 − 50 mV applied at a frequency of 73 Hz using the internal oscillator. Gate electrodes were biased to V g using Yokogawa GS200 or Keithley 2400
voltage sources with built-in current monitoring for tracking the gate leakage current. The gate current I g in the inset of Fig. 2(c) was monitored by a Keithley 6517A electrometer.
Devices were stored in the dark in vacuum between measurements to preserve the quality of the ohmic contacts 48 and polymer electrolytes. Under these conditions, device characteristics typically remained reproducible for a period of 3 -4 months before beginning to degrade (see Supplementary Figure S4 ).
Supporting Information. Additional supporting data on line-width studies as well as device characteristics, hysteresis and longevity. This material is available free of charge via the Internet at http://pubs.acs.org.
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